



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
09/888,474 06/25/2001		Matthew J. Amatangelo	AUS920010049US1	8686		
35236	7590 04/07/2005		EXAM	EXAMINER		
	ERTSON GROUP, P.C.	SHARON	SHARON, AYAL I			
1114 LOST C SUITE 420	CREEK BLVD.	ART UNIT	PAPER NUMBER			
AUSTIN, TX	78746	2123	2123			
			DATE MAILED: 04/07/2003	DATE MAILED: 04/07/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary		Application No.		Applicant(s)				
		09/888,474		AMATANGELO ET AL.				
		Examiner		Art Unit				
		Ayal I Sharo		2123				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply								
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).								
Status								
1) Responsive to communication	on(s) filed on <u>15 Fe</u>	ebruary 2005						
2a) This action is FINAL .	• •	action is nor						
3) Since this application is in co	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is							
closed in accordance with the	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims								
4)⊠ Claim(s) <u>1-18</u> is/are pending in the application.								
4a) Of the above claim(s) is/are withdrawn from consideration.								
5) Claim(s) is/are allowed.								
6)⊠ Claim(s) <u>1-18</u> is/are rejected.								
7) Claim(s) is/are objected to.								
8) Claim(s) are subject to restriction and/or election requirement.								
Application Papers								
9) The specification is objected to by the Examiner.								
10)⊠ The drawing(s) filed on <u>25 June 2001</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.								
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).								
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).								
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.								
Priority under 35 U.S.C. § 119								
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).								
a) All b) Some * c) None of:								
1. Certified copies of the priority documents have been received.								
Certified copies of the priority documents have been received in Application No								
3. Copies of the certified copies of the priority documents have been received in this National Stage								
application from the International Bureau (PCT Rule 17.2(a)).								
* See the attached detailed Office action for a list of the certified copies not received.								
Attachment(s)								
1) Notice of References Cited (PTO-892)		4)	☐ Interview Summary	(PTO-413)				
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 5) Notice of Informal Patent Application (PTO-152)								
3) Information Disclosure Statement(s) (PTO Paper No(s)/Mail Date	J-1449 or PTO/SB/08)		Other:	асель Арріісайоп (РТС	J- 132)			
U.S. Patent and Trademark Office PTOL-326 (Rev. 1-04)	Office Ac	tion Summary		Part of Paper N	o./Mail Date 7			

Art Unit: 2123

DETAILED ACTION

Introduction

- 1. Claims 1-18 of U.S. Application 09/888,474 filed on 6/25/2001 are presented for examination.
- Examiner has found Applicant's arguments, presented in the Request for Reconsideration dated 2/15/2005, as being persuasive. All rejections based on the Teene reference (U.S. Patent 6,272,668) have been withdrawn.
- 3. Upon further search, new prior art has been found and applied in new rejections.

 Therefore, this action is Non-Final.

Claim Interpretations

4. Examiner interprets the term "timing element" according to the following section of the specification (See PG Pub No. 2003/0009318 A1, col.2, paragraph 11; and col.3, paragraph 32):

The term "timing element" refers to an element according to the invention which represents the timing characteristics of a timing determinant block or a portion of such block. (col.2, para.11)

The present invention utilizes a number of basic timing elements which are pieced together to represent the timing in a circuit, particularly a circuit which may be difficult for a static timing analysis tool to analyze. The types of timing elements used according to the invention will depend upon the circuitry to be modeled. At the very least, a timing element must be available to represent the propagation delay within the circuitry to be modeled. Such a delay timing element will be described below with reference to Figs.1 and 2. (col.3, para. 32)

Art Unit: 2123

Examiner interprets "timing element set" as referring to a collection of such "timing elements".

Claim Rejections - 35 USC § 102

- 6. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:
 - A person shall be entitled to a patent unless -
 - (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 7. The prior art used for these rejections is as follows:
- 8. Avidan, J. U.S. Patent No. 6,158,022. Issued Dec.5, 2000. (Henceforth referred to as "Avidan").
- Foltin, M. "Efficient Stimulus Independent Timing Abstraction Model Based on a New Concept of Circuit Block Transparency." <u>Proc. of the 39th Conference on</u> <u>Design Automation.</u> June 14, 2002. pp.158-163. (Henceforth referred to as "Foltin").
- 10. Examiner notes while the date of the Foltin reference post-dates the filing date of the instant application, Foltin's "Previous Work" section summarizes the Avidan article and other timely prior art. Examiner therefore finds that Foltin's "Previous Work" section (but not the "New Timing Abstraction Model" section) therefore

Art Unit: 2123

qualifies as prior art as per *In re Epstein*, 32 F.3d 1559, 31 USPQ2d 1817 (Fed. Cir. 1994). See MPEP §2128 for more details.

- 11. The claim rejections are hereby summarized for Applicant's convenience. The detailed rejections follow.
- 12. Claims 1-18 are rejected under 35 U.S.C. 102(e) as being anticipated by Avidan.
- 13. In regards to Claim 1, Avidan teaches the following limitations:
 - 1. A method for analyzing an electronic circuit, the method comprising steps of:
 - (a) replacing at least one timing determinant block in a first functional component of the circuit with a timing element set; (Avidan, especially: col.2, line 55 to col.3, line 27; and col.5, line 60 to col.6, line 12)
 - (b) performing a circuit simulation for a cross-section of the first functional component to determine timing characteristics associated with each replaced timing determinant block of the first functional component; (Avidan, especially: col.2, line 55 to col.3, line 27; and col.5, line 60 to col.6, line 12)
 - (c) attaching the timing characteristics associated with each replaced timing determinant block to the respective timing element set which replaced the respective timing determinant block, thereby creating a timing model for the first functional component; and (Avidan, especially: col.2, line 55 to col.3, line 27; and col.5, line 60 to col.6, line 12)
 - (d) performing a static timing analysis for the circuit utilizing the timing model for the first functional component.

(Avidan, especially: col.2, line 55 to col.3, line 27; and col.5, line 60 to col.6, line 12)

Examiner notes that the Foltin reference summarizes the teachings of Avidan (reference [3] in Foltin's list of references) as follows (See Section 2, titled "Previous Work". Emphasis added.):

A straight-forward, flexible and accurate but not very efficient timing abstraction model for circuit blocks with level triggered latches is *the gray*

Art Unit: 2123

box model [3]. This model abstracts away all combinational logic between the sequential elements and replaces it by delay arcs. All sequential elements (latches, domino logic, etc.) are retained and represented by model nodes. Timing checks performed on each model node are the same as on the corresponding sequential element in the modeled circuit. Timing analysis with gray box models will contain many internal paths that are unnecessary for verification of the timing behavior of the block in context of the upper level block.

Examiner also notes that not only is Item 1500 in Fig.15A of the instant application is a Gray Box Model, but also that the instant application recites (see PG Pub, col.7, para.65. Emphasis added):

The process also preferably includes formatting the resulting <u>gray box</u> <u>models produced according to the invention</u>. This formatting step is shown at step 1612 in Fig.16, and is required in order to place the model information in a form usable by the particular static timing analysis tool to be used in performing the static timing analysis. The invention also preferably includes storing these gray box models, preferably in formatted form, in a gray box library for use by a static timing analysis tool as described below.

Examiner therefore finds that the Gray Box Models taught and claimed in Avidan correspond to the Gray Box Models taught and claimed in the instant application.

- 14. In regards to Claim 2, Avidan teaches the following limitations:
 - 2. The method of Claim 1 further comprising the step of:
 - (a) identifying an additional functional component from the circuit to be analyzed.
 - (Avidan, especially: col.2, line 55 to col.3, line 27; and col.5, line 60 to col.6, line 12)

In particular, Col.5, lines 62-64 of Avidan teach (emphasis added):

The present invention calculates the delay for <u>each stage in a path</u>, and the total delay of the path is the sum of the delays along the path.

In addition, Col.6, lines 5-8 of Avidan teach (emphasis added):

Art Unit: 2123

The present invention calculates the delay <u>for each stage</u> by the EPIC Piecewise Linear Model available from the assignee of this patent application.

Examiner notes that the instant application recites that:

The actual static timing analysis step is shown at process block 1614 in Fig.16. This step may be performed in any suitable fashion and is preferably performed with a static timing analysis tool such as the PATHMILL software product by EPIC Design Technology.

- 15. In regards to Claim 3, Avidan teaches the following limitations:
 - 3. The method of Claim 2 further comprising the steps of:
 - (a) replacing at least one timing determinant block in the additional functional component with an additional timing element set; (Avidan, especially: col.2, line 55 to col.3, line 27; and col.5, line 60 to col.6, line 12)
 - (b) performing a circuit simulation for a cross-section of the additional functional component to determine the timing characteristics associated with each replaced timing determinant block of the additional functional component;
 - (Avidan, especially: col.2, line 55 to col.3, line 27; and col.5, line 60 to col.6, line 12)
 - (c) attaching the timing characteristics associated with each replaced timing determinant block of the additional functional component to the respective timing element set which replaced the respective timing determinant block, thereby creating a timing model for the additional functional component; and (Avidan, especially: col.2, line 55 to col.3, line 27; and col.5, line 60 to col.6, line 12)
 - (d) wherein the step of performing a static timing analysis for the circuit also utilizes the timing model for the additional functional component. (Avidan, especially: col.2, line 55 to col.3, line 27; and col.5, line 60 to col.6, line 12)
- 16. In regards to Claim 4, Avidan teaches the following limitations:
 - 4. The method of Claim 1 further including the step of :
 - (a) selecting the cross-section of the first functional component to produce a worst-case timing path through the functional component. (Avidan, especially: col.15, lines 34 to 63)
- 17. In regards to Claim 5, Avidan teaches the following limitations:

Art Unit: 2123

5. The method of Claim 1 further including the step of:

(a) selecting the cross-section of the first functional component to produce a best-case timing path through the functional component. (Avidan, especially: col.15, lines 34 to 63)

18. In regards to Claim 6, Avidan teaches the following limitations:

- 6. The method of Claim 1 further including the step of:
- (a) developing a group of timing elements for use in producing timing element sets suitable for replacing a number of different timing determinant blocks. (Avidan, especially: col.2, line 55 to col.3, line 27; and col.5, line 60 to col.6, line 12)

Page 7

- 19. In regards to Claim 7, Avidan teaches the following limitations:
 - 7. The method of Claim 1 wherein each timing determinant block in the first functional component is replaced with a respective tuning element set. (Avidan, especially: col.2, line 55 to col.3, line 27; and col.5, line 60 to col.6, line 12)
- 20. In regards to Claim 8, Avidan teaches the following limitations:
 - 8. A method of producing a timing model for use in static timing analysis for an electronic circuit, the method comprising the steps of :
 - (a) replacing at least one timing determinant block in a functional component of the circuit with a timing element set; (Avidan, especially: col.2, line 55 to col.3, line 27; and col.5, line 60 to col.6, line 12)
 - (b) performing a circuit simulation for a cross-section of the functional component to determine timing characteristics associated with each replaced timing determinant block of the functional component; and (Avidan, especially: col.2, line 55 to col.3, line 27; and col.5, line 60 to col.6, line 12)
 - (c) attaching the timing characteristics associated with each replaced timing determinant block to the respective timing element set which replaced the respective tuning determinant block.
 - (Avidan, especially: col.2, line 55 to col.3, line 27; and col.5, line 60 to col.6, line 12)

Art Unit: 2123

Examiner notes that the Foltin reference summarizes the teachings of Avidan (reference [3] in Foltin's list of references) as follows (See Section 2, titled "Previous Work". Emphasis added.):

A straight-forward, flexible and accurate but not very efficient timing abstraction model for circuit blocks with level triggered latches is <u>the gray box model [3]</u>. This model abstracts away all combinational logic between the sequential elements and replaces it by delay arcs. All sequential elements (latches, domino logic, etc.) are retained and represented by model nodes. Timing checks performed on each model node are the same as on the corresponding sequential element in the modeled circuit. Timing analysis with gray box models will contain many internal paths that are unnecessary for verification of the timing behavior of the block in context of the upper level block.

Examiner also notes that not only is Item 1500 in Fig.15A of the instant application is a Gray Box Model, but also that the instant application recites (see PG Pub, col.7, para.65. Emphasis added):

The process also preferably includes formatting the resulting <u>gray box</u> <u>models produced according to the invention</u>. This formatting step is shown at step 1612 in Fig.16, and is required in order to place the model information in a form usable by the particular static timing analysis tool to be used in performing the static timing analysis. The invention also preferably includes storing these gray box models, preferably in formatted form, in a gray box library for use by a static timing analysis tool as described below.

Examiner therefore finds that the Gray Box Models taught and claimed in Avidan correspond to the Gray Box Models taught and claimed in the instant application.

- 21. In regards to Claim 9, Avidan teaches the following limitations:
 - 9. The method of Claim 8 further including the step of:(a) selecting the cross-section of the functional component to produce a worst-case timing path through the functional component.(Avidan, especially: col.15, lines 34 to 63)
- 22. In regards to Claim 10, Avidan teaches the following limitations:

Art Unit: 2123

10. The method of Claim 8 further including the step of:

(a) selecting the cross-section Of the first functional component to produce a best-case timing path through the functional component.

(Avidan, especially: col.15, lines 34 to 63)

23. In regards to Claim 11, Avidan teaches the following limitations:

- 11. The method of Claim 8 further including the step of :
- (a) developing a group of timing elements for use in producing timing element sets suitable for replacing a number of different timing determinant blocks. (Avidan, especially: col.2, line 55 to col.3, line 27; and col.5, line 60 to col.6, line 12)

Page 9

- 24. In regards to Claim 12, Avidan teaches the following limitations:
 - 12. The method of Claim 8 wherein each timing determinant block in the functional component is replaced with a respective timing element set. (Avidan, especially: col.2, line 55 to col.3, line 27; and col.5, line 60 to col.6, line 12)
- 25. In regards to Claim 13, Avidan teaches the following limitations:
 - 13. The method of Claim 8 wherein the cross-section for the circuit simulation is selected to provide information on a first signal path through the functional component and further including the step of performing a second circuit simulation for a different cross-section of the functional component to determine timing characteristics associated with each replaced timing determinant block of the functional component for that different cross-section.

(Avidan, especially: col.15, line 50 to col.16, line 4)

- 26. In regards to Claim 14, Avidan teaches the following limitations:
 - 14. A method for employing timing elements to create a timing model for a functional component of a circuit, the method comprising the steps of:
 - (a) defining a group of timing elements, each timing element in the group comprising an element for representing at least a portion of the timing characteristics associated with a timing determinant block within the functional component;

(Avidan, especially: col.2, line 55 to col.3, line 27; and col.5, line 60 to col.6, line 12)

- (b) replacing at least one timing determinant block in the functional component with a timing element set including one or more of the timing elements from the group of timing elements;
- (Avidan, especially: col.2, line 55 to col.3, line 27; and col.5, line 60 to col.6, line 12)
- (c) performing a circuit simulation for a cross-section of the functional

Art Unit: 2123

component to determine simulated timing characteristics associated with each replaced timing determinant block of the functional component; and (Avidan, especially: col.2, line 55 to col.3, line 27; and col.5, line 60 to col.6, line 12)

(d) attaching the simulated timing characteristics associated with each replaced timing determinant block to the respective timing element set which replaced the respective timing determinant block.

(Avidan, especially: col.2, line 55 to col.3, line 27; and col.5, line 60 to col.6, line 12)

Examiner notes that the Foltin reference summarizes the teachings of Avidan (reference [3] in Foltin's list of references) as follows (See Section 2, titled "Previous Work". Emphasis added.):

A straight-forward, flexible and accurate but not very efficient timing abstraction model for circuit blocks with level triggered latches is <u>the gray box model [3]</u>. This model abstracts away all combinational logic between the sequential elements and replaces it by delay arcs. All sequential elements (latches, domino logic, etc.) are retained and represented by model nodes. Timing checks performed on each model node are the same as on the corresponding sequential element in the modeled circuit. Timing analysis with gray box models will contain many internal paths that are unnecessary for verification of the timing behavior of the block in context of the upper level block.

Examiner also notes that not only is Item 1500 in Fig.15A of the instant application is a Gray Box Model, but also that the instant application recites (see PG Pub, col.7, para.65. Emphasis added):

The process also preferably includes formatting the resulting <u>gray box</u> <u>models produced according to the invention</u>. This formatting step is shown at step 1612 in Fig.16, and is required in order to place the model information in a form usable by the particular static timing analysis tool to be used in performing the static timing analysis. The invention also preferably includes storing these gray box models, preferably in formatted form, in a gray box library for use by a static timing analysis tool as described below.

Art Unit: 2123

Examiner therefore finds that the Gray Box Models taught and claimed in Avidan correspond to the Gray Box Models taught and claimed in the instant application.

- 27. In regards to Claim 15, Avidan teaches the following limitations:
 - 15. The method of Claim 14 further including the step of:
 - (a) selecting the cross-section of the functional component to produce a worst-case timing path through the functional component.

 (Avidan, especially: col.15, lines 34 to 63)
- 28. In regards to Claim 16, Avidan teaches the following limitations:
 - 16. The method of Claim 14 further including the step of:
 - (a) selecting the cross-section of the first functional component to produce a best-case timing path through the functional component. (Avidan, especially: col.15, lines 34 to 63)
- 29. In regards to Claim 17, Avidan teaches the following limitations:
 - 17. The method of Claim 14 wherein each timing determinant block in the functional component is replaced with a respective timing element set. (Avidan, especially: col.2, line 55 to col.3, line 27; and col.5, line 60 to col.6, line 12)
- 30. In regards to Claim 18, Avidan teaches the following limitations:
 - 18. The method of Claim 14 wherein the cross-section for the circuit simulation is selected to provide information on a first signal path through the functional component and further including the step of performing a second circuit simulation for a different cross-section of the functional component to determine simulated timing characteristics associated with each replaced timing determinant block of the functional component for that different cross-section.

 (Avidan, especially: col.15, line 50 to col.16, line 4)

Correspondence Information

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ayal I. Sharon whose telephone number is (571) 272-3714. The examiner can normally be reached on Monday through Thursday, and the first Friday of a biweek, 8:30 am – 5:30 pm.

Art Unit: 2123

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kevin Teska can be reached at (571) 272-3716.

Any response to this office action should be faxed to (703) 872-9306, or mailed to:

USPTO P.O. Box 1450 Alexandria, VA 22313-1450

or hand carried to:

USPTO
Customer Service Window
Randolph Building
401 Dulany Street
Alexandria, VA 22314

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Tech Center 2100 Receptionist, whose telephone number is (571) 272-2100.

Ayal I. Sharon

Art Unit 2123

March 29, 2005

Restricted to the state of the